Delos Data

RTL Design Engineer

Senior RTL Design Engineer at Delos Data, a startup building foundational technology for AI data center clusters. Designs and implements RTL for complex digital systems using Verilog/SystemVerilog, collaborates across architecture, verification, and physical design teams, and ensures synthesis readiness and timing closure.